In VHDL, the following statement is written within a process, where Clock frequency is 24 MHz.If (clock’ event and clock = ‘1’) thenCounter_4bit

• A. 12 MHz
• B. 4 MHz
• C. 6 MHz
• D. 3 MHz