Addressing of a 32K × 16 memory is realized using a single decoder. – McqOptions

MCQOPTIONS

1.	Addressing of a 32K × 16 memory is realized using a single decoder. The minimum number of AND gates required for the decoder is
A.	215
B.	219
C.	232
D.	28
Answer» B. 219

Discussion

No Comment Found

Related MCQs

A semiconductor RAM has a 12-bit address register and an 8-bit data register. The total number of bits in the memory is
Addressing of a 32K × 16 memory is realized using a single decoder. The minimum number of AND gates required for the decoder is
An output device is interfaced with 8-bit microprocessor 8085A. The interfacing circuit is shown in figureThe interfacing circuit makes use of 3 Line to 8 Line decoder having 3 enable lines \({E_1},{\bar E_2},{\bar E_3}\). The address of the device is
In a DRAM,
Consider the following statements comparing static RAM with dynamic RAM:In static RAM typical cell requires more number of transistors than the dynamic RAM.Power consumption per bit of static RAM is less than that of dynamic RAM.Dynamic RAM is less expensive than the static RAM.Which of the above statements are correct?
How many address inputs are required to access 256 Bytes memory?
An 8 Kbyte ROM with an active low Chip Select input\(\left( {\overline {{\rm{CS}}} } \right)\) is to be used in an 8085 microprocessor-based system. The ROM should occupy the address range 1000H to 2FFFH. The address lines are designated as
Downloading means
A ROM is used to store the table for multiplication of two 8 bit unsigned integer ,the size of ROM required is
In microprocessor based systems DMA facility is required to increase the speed of data transfer between the: