A microprocessor is designed to access 2 k ROM, 4 k PROM and 64 k RAM. The number of address lines required to access these memories by the μP is

A microprocessor is designed to access 2 k ROM, 4 k PROM and 64 k RAM.

1.	A microprocessor is designed to access 2 k ROM, 4 k PROM and 64 k RAM. The number of address lines required to access these memories by the μP is
A.	16
B.	17
C.	18
D.	19
Answer» B. 17

Discussion

No Comment Found

Related MCQs

A programmable ROM has a decoder at the input and OR gates at the output, with
Consider the following statements:1. SRAM is made up of flip flops2. SRAM stores bit as voltage3. DRAM has high speed and low density4. DRAM is cheaper than SRAMWhich of the above statements are correct?
Dynamic memory cells are constructed using _________
Directions: It consists of two statements, one labelled as the ‘Statement (I)’ and the other as ‘Statement (II)’. You are to examine these two statements carefully and select the answer using the codes given below:Statement (I): Partial memory address decoding can result in simplified decoding logic.Statement (II): Partial decoding causes many-to-one mapping of addresses to memory location.
In digital Electronics a byte is a collection of
. In EPROMs, applying a high voltage to the upper gate causes, electrons to jump through the thin oxide onto the floating gate through the process known as
A 32 kB RAM is formed by 16 numbers of a particular type of SRAM IC. If each IC needs 14 address bits, what is the IC capacity?
Consider the following statements:1. RAM is a non-volatile memory whereas ROM is a volatile memory2. RAM is a volatile memory whereas ROM is a non-volatile memory3. Both RAM and ROM are volatile memories but in ROM data is not when power is switched offWhich of the above statements are correct?
Five memory chips of 16 X 4 size have their address buses connected together. This system will be of the size
Each cell of a static RAM contains

A microprocessor is designed to access 2 k ROM, 4 k PROM and 64 k RAM. The number of address lines required to access these memories by the μP is

Discussion

No Comment Found

Related MCQs

Reply to Comment