MCQOPTIONS
Saved Bookmarks
MCQOPTIONS
This section includes 16 Mcqs, each offering curated multiple-choice questions to sharpen your Vlsi knowledge and support exam preparation. Choose a topic below to get started.
| 1. |
Which is used to interpret physical layout in circuit terms? |
| A. | circuit converter |
| B. | layout converter |
| C. | circuit extractor |
| D. | layout extractor |
| Answer» D. layout extractor | |
| 2. |
The nature of physical layout verification software depends on |
| A. | absolute design rules |
| B. | fixed layout |
| C. | virtual grid layout |
| D. | all of the mentioned |
| Answer» E. | |
| 3. |
Which verification capture’s design intent and not physical layout? |
| A. | mask level layout language |
| B. | transistor level layout language |
| C. | circuit description language |
| D. | switch level layout language |
| Answer» D. switch level layout language | |
| 4. |
CIF code is a ______ layout language. |
| A. | mask level |
| B. | floor level |
| C. | design level |
| D. | transistor level |
| Answer» B. floor level | |
| 5. |
Behavioral tools contain |
| A. | graphical entry |
| B. | design check |
| C. | performance check |
| D. | simulation |
| Answer» E. | |
| 6. |
Physical verification tools in design process include |
| A. | circuit extractors |
| B. | textual entry |
| C. | graphical entry |
| D. | simulation |
| Answer» B. textual entry | |
| 7. |
WHICH_IS_USED_TO_INTERPRET_PHYSICAL_LAYOUT_IN_CIRCUIT_TERMS??$ |
| A. | circuit converter |
| B. | layout converter |
| C. | circuit extractor |
| D. | layout extractor |
| Answer» D. layout extractor | |
| 8. |
The nature of physical layout verification software depends o? |
| A. | absolute design rules |
| B. | fixed layout |
| C. | virtual grid layout |
| D. | all of the mentioned |
| Answer» E. | |
| 9. |
All possible errors in mask layout can be eliminated after mask making proceeds. |
| A. | true |
| B. | false |
| Answer» C. | |
| 10. |
Which verification capture’s teh design intent and not physical layout?$ |
| A. | mask level layout language |
| B. | transistor level layout language |
| C. | circuit description language |
| D. | switch level layout language |
| Answer» D. switch level layout language | |
| 11. |
CIF code is a ______ layout language |
| A. | mask level |
| B. | floor level |
| C. | design level |
| D. | transistor level |
| Answer» B. floor level | |
| 12. |
Cursor position is controlled using |
| A. | mouse |
| B. | bitpad digitizer |
| C. | mouse and bitpad digitizer |
| D. | keyboard |
| Answer» D. keyboard | |
| 13. |
Selection and placement is done using |
| A. | cursor |
| B. | shapes |
| C. | textual |
| D. | grpahical |
| Answer» B. shapes | |
| 14. |
Simulators are available for |
| A. | transistor level logic |
| B. | switch level logic |
| C. | gate level logic |
| D. | design level logic |
| Answer» C. gate level logic | |
| 15. |
Behavioral tools contains |
| A. | graphical entry |
| B. | design check |
| C. | performance check |
| D. | simulation |
| Answer» E. | |
| 16. |
Physical verification tools in design process includes |
| A. | circuit extractors |
| B. | textual entry |
| C. | graphical entry |
| D. | simulation |
| Answer» B. textual entry | |