Which verification capture’s teh design intent and not physical layout?$

• A. mask level layout language
• B. transistor level layout language
• C. circuit description language
• D. switch level layout language