What is the HDL key issue in the design of the MUX and DEMUX? – McqOptions

MCQOPTIONS

1.	What is the HDL key issue in the design of the MUX and DEMUX?
A.	Having the MUX and DEMUX part of the library
B.	Using the case statement in the process
C.	Describing the functions
D.	Assigning signals under certain conditions
Answer» E.

Discussion

No Comment Found

Related MCQs

The circuit in Figure 9-8 is defective; data is not appearing on the output lines. A check with the scope shows data pulses on the serial data line and multiplex control lines, S0–S2; no parity error is indicated. A further check with a logic probe indicates that and ground appear to be present. What might be wrong with the circuit?
The outputs of the 74138 octal decoder are enabled when the enable inputs are .
The 74139 dual four-line demultiplexer functions as a demultiplexer if data input is on the line.
In order to select data input of a 74151 eight-line multiplexer, the select inputs must be:
When data input I of a 74148 octal-to-binary encoder is active, the data output is: = 1 = 1 = 0
All outputs of the 74138 octal decoder are disabled (HIGH) when the enable inputs are:
When data input I of a 74148 octal-to-binary encoder is active, the data output is: = 1 = 0 = 0
Output 3 of a 74138 octal decoder is selected when it is enabled by a data input of: = 1 = 1 = 0
In order to select data input I5 of a 74151 eight-line multiplexer, the select inputs must be ________.
When data input I6 of a 74148 octal-to-binary encoder is active, the data output is ________.