What is the acquisition time of the AD1154 sample-and-hold IC? – McqOptions

MCQOPTIONS

1.	What is the acquisition time of the AD1154 sample-and-hold IC?
A.	1.5 s
B.	2.5 s
C.	3.5 s
D.	4.5 s
Answer» D. 4.5 s

Discussion

No Comment Found

Related MCQs

If the least significant bit (LSB) of a four-bit binary-weighted resistor D/A converter connects to a 200 resistor, then the resistor needed for the next bit is 100 .
The current across the MSB "rung" of a 4-bit /2 ladder DAC if the reference voltage is 5 v and R is 8 is 625 A.
An AD7524 is an eight-bit D/A converter that uses an /2 ladder network.
A 4-bit /2 D/A converter has a reference of 5 V. What is the analog output for the input code 0101?
What is the major advantage of the /2 ladder D/A converter as compared to a binary-weighted D/A converter?
What is the major advantage of the /2 ladder DAC as compared to a binary-weighted-input DAC?
The primary disadvantage of the flash A/D converter is the large number of comparators required.
Flash A/D converters depend on an input clock pulse to perform each conversion.
In a digital storage scope, when memory is full, the next data point is lost.
The current across the MSB "rung" of a 4-bit R/2R ladder DAC if the reference voltage is 5 v and R is 8 is 625 A.