Unused TTL inputs should be tied LOW. – McqOptions

MCQOPTIONS

1.	Unused TTL inputs should be tied LOW.
A.	1
B.
Answer» C.

Discussion

No Comment Found

Related MCQs

There are four different logic level ranges for TTL and CMOS: V, V, V, and V.
A TTL NAND gate with I of –1.6 mA per input drives eight TTL inputs. How much current does the drive output sink?
If I is specified as 1.1 mA when V is 5 V and if the gate is in a static (noncharging) HIGH output state, the power dissipation (P) of the gate is ________.
A TTL NAND gate with IIL(max) of –1.6 mA per input drives eight TTL inputs. How much current does the drive output sink?
A certain gate draws 1.8 A when its output is HIGH and 3.3 µA when its output is LOW. VCC is 5 V and the gate is operated on a 50% duty cycle. What is the average power dissipation (PD)?
Power dissipation is a measure of a circuit's noise immunity.
Metal-oxide semiconductor field-effect transistors (MOSFETs) are the active switching elements in CMOS circuits.
There are four different logic level ranges for TTL and CMOS: VIL, VIH, VOL, and VOH.
The total sink current decreases with an increase in each load gate input.
An open-collector output requires ________.