MCQOPTIONS
Home
About Us
Contact Us
Bookmark
Saved Bookmarks
Testing Subject
General Aptitude
Logical and Verbal Reasoning
English Skills Ability
Technical Programming
Current Affairs
General Knowledge
Finance & Accounting
GATE (Mechanical Engineering)
Chemical Engineering
→
Vlsi
→
Characteristics Npn Bipolar Transistors
→
The inverter pair delay for inverters having 4:1...
1.
The inverter pair delay for inverters having 4:1 ratio is?
A.
4Ʈ
B.
Ʈ
C.
5Ʈ
D.
2Ʈ
Answer» D. 2Ʈ
Show Answer
Discussion
No Comment Found
Post Comment
Related MCQs
Rise time and fall time is ________ to Vdd.
Rise time and fall time is _____ to load capacitance CL.
Condition for achieving symmetrical operation is ___________
The value µn is equal to ___________
The ratio of rise time to fall time can be equated to ___________
The asymmetry of resistance value can be eliminated by ____________
The inverter pair delay for inverters having 4:1 ratio is?
The overall delay of nMOS inverter pair is?
The resistance value associated with Rp.d. is?
The resistance value associated with Rp.u is?
Reply to Comment
×
Name
*
Email
*
Comment
*
Submit Reply
Your experience on this site will be improved by allowing cookies. Read
Cookie Policy
Reject
Allow cookies
