The dc load line is drawn using the equation obtained by applying Kirc – McqOptions

MCQOPTIONS

1.	The dc load line is drawn using the equation obtained by applying Kirchhoff's voltage law (KVL) at ________ side loop(s) of the circuit.
A.	the output
B.	the input
C.	both the input and output
D.	None of the above
Answer» C. both the input and output

Discussion

No Comment Found

Related MCQs

In p-channel FETs, the level of VGS is ________ while the level of VDS is ________.
In a universal JFET bias curve, the horizontal axis is ________.
In a universal JFET bias curve, the vertical scale labeled M is used for finding the solution to the ________ configuration.
In a universal JFET bias curve, the vertical scale labeled m is used to find the solution to the ________ configuration.
The level of VDS is typically between ________ % and ________ % of VDD.
In a JFET, the level of ________ is limited to values between 0 V and –VP.
________ must be considered in the total design process.
For R2 smaller than ________ k the voltage VD is equal to VDD = 16 V.
In a feedback-bias configuration, the slope of the dc load line is controlled by ________.
In an enhancement-type MOSFET, the drain current is zero for levels of VGS less than the ________ level.