MCQOPTIONS
Bookmark
Saved Bookmarks
→
Vlsi
→
Characteristics Npn Bipolar Transistors
→
Load capacitance can be minimized by
1.
Load capacitance can be minimized by
A.
increasing A
B.
decreasing A
C.
increasing Psd
D.
does not depend on A
Answer» C. increasing Psd
Show Answer
Discussion
No Comment Found
Post Comment
Related MCQs
Rise time and fall time can be equalized by
Load capacitance can be minimized by
Switching power dissipation can be given as
For a regular 8:1 inverter, the transition delay is given as
In minimum size nMOS 8:1 inverter, the logic 1 to 0 transition delay is given as
In minimum size nMOS 8:1 inverter, the logic 0 to 1 transition delay is given as
When does the longest delay occur in 8:1 inverters?
Reply to Comment
×
Name
*
Email
*
Comment
*
Submit Reply
Your experience on this site will be improved by allowing cookies. Read
Cookie Policy
Reject
Allow cookies