In the circuit shown, the switch is momentarily closed and then opened. Assuming the logic gates to have equal non-zero delay, at steady state, the logic states of X and Y are

• A. X is latched, Y toggles continuously
• B. X and Y are both latched
• C. Y is latched, X toggles continuously
• D. X and Y both toggle continuously