MCQOPTIONS
Bookmark
Saved Bookmarks
→
Digital Electronics
→
Integrated Circuit Technologies
→
In a PLD, a blown fuse at an OR gate is a LOW and...
1.
In a PLD, a blown fuse at an OR gate is a LOW and a blown fuse at an AND gate is a HIGH.
A.
1
B.
Answer» B.
Show Answer
Discussion
No Comment Found
Post Comment
Related MCQs
The EPM 7128S is a(n) ________ device.
The GAL16V8 has eight dedicated input pins.
Gate arrays are ULSI circuits that offer hundreds of thousands of gates.
The hard core portions of FPGAs are reprogrammable in the field.
FLEX10K devices are generally classified as ________.
The GAL22V10 has 12 outputs pins and 10 input pins.
Design costs for standard cell ASICs are ________ those for MPGAs.
Altera Corporation and Xilinx Corporation are the two leading PLD manufacturers.
The four input-only pins found on devices in the MAX7000S family can be configured as specific high-speed control signals or as general user inputs.
All inputs to the MAX7000S device and all macrocell outputs feed the ________.
Reply to Comment
×
Name
*
Email
*
Comment
*
Submit Reply
Your experience on this site will be improved by allowing cookies. Read
Cookie Policy
Reject
Allow cookies
