How are the statements between BEGIN and END not evaluated in VHDL?

• A. Constantly
• B. Simultaneously
• C. Concurrently
• D. Sequentially