Could the sum output of a full-adder be used as a two-bit parity generator?

• A. Yes
• B. No
• C. The start statement of a program
• D. Not used in VHDL or ADHL