Consider the logic circuit with input signal TEST shown in the figure. All gates in the figure shown have identical non-zero delay. The signal TEST which was at logic LOW is switched to logicHIGH and maintained at logic HIGH. The output

• A. stays HIGH throughout
• B. stays LOW throughout
• C. pulses from LOW to HIGH to LOW
• D. pulses from HIGH to LOW to HIGH