MCQOPTIONS
Bookmark
Saved Bookmarks
→
Digital Electronics
→
Integrated Circuit Technologies
→
A burst refresh and a normal memory operation of a...
1.
A burst refresh and a normal memory operation of a DRAM can be interspersed.
A.
1
B.
Answer» C.
Show Answer
Discussion
No Comment Found
Post Comment
Related MCQs
Because 4096 = 2, a 4K × 1 RAM requires ________ address bits to access all locations.
The time delay called access time, , is a measure of the ROM's operating speed.
RAMs must have a input, in addition to data in.
The device shown in the given figure is checked with a logic probe and the output is HIGH.
What are the typical values of ?
The time from the beginning of a read cycle to the end of or is referred to as:
The number of 16k × 4 memories needed to construct a 128k × 8 memory is ________.
How many 8 k × 1 RAMs are required to achieve a memory with a word capacity of 8 k and a word length of eight bits?
How many address bits are required for a 4096-bit memory organized as a 512 × 8 memory?
What is the bit storage capacity of a ROM with a 1024 × 8 organization?
Reply to Comment
×
Name
*
Email
*
Comment
*
Submit Reply
Your experience on this site will be improved by allowing cookies. Read
Cookie Policy
Reject
Allow cookies
