MCQOPTIONS
Saved Bookmarks
MCQOPTIONS
This section includes 2171 Mcqs, each offering curated multiple-choice questions to sharpen your ENGINEERING SERVICES EXAMINATION (ESE) knowledge and support exam preparation. Choose a topic below to get started.
| 801. |
The output of a full adder is |
| A. | SUM |
| B. | CARRY |
| C. | SUM and CARRY |
| D. | none of the above |
| Answer» C. SUM and CARRY | |
| 802. |
Binary 1000 multiplied by binary 1000 gives |
| A. | 10000 |
| B. | 100000 |
| C. | 1000000 |
| D. | 10000000 |
| Answer» D. 10000000 | |
| 803. |
2's complement of a given 3 or more bit number of non-zero magnitude is the same as the original number if all bits except |
| A. | MSB are zero |
| B. | LSB are zero |
| C. | MSB are 1 |
| D. | LSB are 1 |
| Answer» B. LSB are zero | |
| 804. |
Which one of the following can be used as parallel to series converter? |
| A. | Decoder |
| B. | Digital counter |
| C. | Multiplexer |
| D. | Demultiplexer |
| Answer» D. Demultiplexer | |
| 805. |
Consider the following statements: A multiplier 1. selects one of the several inputs and steers it to the output2. routes the data from a single input to many outputs3. converts parallel data into serial data4. is a combinational circuit Of the above statements which are correct? |
| A. | 1, 2, 4 |
| B. | 2, 3, 4 |
| C. | 1, 3, 4 |
| D. | 1, 2, 3 |
| Answer» D. 1, 2, 3 | |
| 806. |
In 8085 microprocessor, how many interrupt control lines are there? |
| A. | 6 |
| B. | 8 |
| C. | 12 |
| D. | 16 |
| Answer» C. 12 | |
| 807. |
+12 V supply is given to plates a, d, g, and 0 V to other plates and grid of a VF display. The plates which will glow are |
| A. | a, d, g |
| B. | b, c, e, f |
| C. | all |
| D. | none |
| Answer» D. none | |
| 808. |
The greatest negative number which can be stored is 8 bit computer using 2's complement arithmetic is |
| A. | - 256 |
| B. | - 128 |
| C. | - 255 |
| D. | - 127 |
| Answer» C. - 255 | |
| 809. |
In a flip flop which input determines the state to which output will transistion? |
| A. | Control input |
| B. | Clock input |
| C. | Both control and clock input |
| D. | Either control or clock input |
| Answer» B. Clock input | |
| 810. |
The logic represented by the abbreviation ECL is |
| A. | Emitter Coupled Logic |
| B. | Electron Carrier Logic |
| C. | Encoding Clock Logic |
| D. | Electrostatic Channel Logic |
| Answer» B. Electron Carrier Logic | |
| 811. |
The number of digits in octal system is |
| A. | 8 |
| B. | 7 |
| C. | 9 |
| D. | 10 |
| Answer» B. 7 | |
| 812. |
The inputs to a 3 bit binary adder are 111₂ and 110₂. The output will be |
| A. | 101 |
| B. | 1101 |
| C. | 1111 |
| D. | 1110 |
| Answer» C. 1111 | |
| 813. |
A 3 stage Johnson counter (ring) shown in figure is clocked at a constant frequency of fc from the starting state of Q₀ Q₁ Q₂ = 101. The frequency of output Q₀ Q₁ Q₂ will be |
| A. | A |
| B. | B |
| C. | C |
| D. | D |
| Answer» D. D | |
| 814. |
A DAC has full scale output of 5 V. If accuracy is ± 0.2% the maximum error for an output of 1 V is |
| A. | 5 mV |
| B. | 10 mV |
| C. | 2 mV |
| D. | 20 mV |
| Answer» C. 2 mV | |
| 815. |
When microprocessor processes both positive and negative numbers, the representation used is |
| A. | 1's complement |
| B. | 2's complement |
| C. | signed binary |
| D. | any of the above |
| Answer» C. signed binary | |
| 816. |
A monostable multivibrator has |
| A. | no stable state |
| B. | one stable state |
| C. | two stable state |
| D. | none of the above |
| Answer» C. two stable state | |
| 817. |
What is output 'Z' of an EX-OR gate, whose all inputs are set at A? |
| A. | Z = A |
| B. | Z = 1 |
| C. | Z = 0 |
| D. | Z = A |
| Answer» D. Z = A | |
| 818. |
In a microprocessor system the stack is used for |
| A. | starting the program return address whenever a subroutine jump instruction is execute |
| B. | transmitting and receiving input and output data |
| C. | starting all important CPU register contents whenever an interrupt is to be serviced |
| D. | storing program instructions for interrupt service routine |
| Answer» B. transmitting and receiving input and output data | |
| 819. |
The complement of exclusive OR function is |
| A. | A̅B + A B |
| B. | AB + A̅ B̅ |
| C. | A̅ B + A |
| D. | AB + A B̅ |
| Answer» C. A̅ B + A | |
| 820. |
The term VLSI generally refers to a digital IC having |
| A. | more than 1000 gates |
| B. | more than 100 gates |
| C. | more than 1000 but less than 9999 gates |
| D. | more than 100 but less than 999 gates |
| Answer» D. more than 100 but less than 999 gates | |
| 821. |
In a positive-edge-triggered JK flip-flop, a low J and a low K produce __________ state. A high __________ on the rising edge of the clock. |
| A. | inactive, reset |
| B. | active, reset |
| C. | active, toggle |
| D. | inactive, toggle |
| Answer» E. | |
| 822. |
Which of the following is a self-complementing code? |
| A. | 8421 code |
| B. | Excess 3 codes |
| C. | Pure binary code |
| D. | Gray code |
| Answer» E. | |
| 823. |
In 2's complement representation the number 11100101 represents the decimal number |
| A. | +37 |
| B. | -31 |
| C. | +27 |
| D. | -27 |
| Answer» E. | |
| 824. |
ALU processes |
| A. | decimal numbers |
| B. | binary numbers |
| C. | hexadecimal numbers |
| D. | all of the above |
| Answer» C. hexadecimal numbers | |
| 825. |
Assertion (A): It is possible that a digital circuit gives the same output for different input voltages Reason (R): A digital circuit is also called logic circuit. |
| A. | Both A and R are correct and R is correct explanation of A |
| B. | Both A and R are correct but R is not correct explanation of A |
| C. | A is true, R is false |
| D. | A is false, R is true |
| Answer» C. A is true, R is false | |
| 826. |
Given figure is the voltage transfer characteristic of |
| A. | an N MOS inverter with enhanced mode transistor as load |
| B. | an N MOS inverter with depletion mode transistor as load |
| C. | a CMOS inverter |
| D. | BJT inverter |
| Answer» D. BJT inverter | |
| 827. |
What will be conversion time of a successive approximation A/D converter which uses 2 MHz clock and 5 bit binary ladder containing 8 V reference.? |
| A. | 2.5 μ sec |
| B. | 25 μ sec |
| C. | 3 μ sec |
| D. | 4 μ sec |
| Answer» B. 25 μ sec | |
| 828. |
Equipment using BCD numbers |
| A. | pocket calculators |
| B. | electronic counter |
| C. | digital voltmeters |
| D. | all of the above |
| Answer» E. | |
| 829. |
Which of the circuits in the given figure that converts JK flip flop to T flip flop? |
| A. | A |
| B. | B |
| C. | C |
| D. | D |
| Answer» B. B | |
| 830. |
Which of these are universal gates? |
| A. | Only NOR |
| B. | Only NAND |
| C. | Both NOR and NAND |
| D. | NOR, NAND, OR |
| Answer» D. NOR, NAND, OR | |
| 831. |
A 4 bit synchronous counter uses flip flops with a delay time of 15 ns each. The time required for change of state is |
| A. | 15 ns |
| B. | 30 ns |
| C. | 45 ns |
| D. | 60 ns |
| Answer» B. 30 ns | |
| 832. |
Assertion (A): The output of an 8 bit ADC is 80 H if input is 2.5 V Reason (R): ADC has an output range of 00 to FF H if input range is - 5 to + 5 V |
| A. | Both A and R are correct and R is correct explanation of A |
| B. | Both A and R are correct but R is not correct explanation of A |
| C. | A is true, R is false |
| D. | A is false, R is true |
| Answer» D. A is false, R is true | |
| 833. |
Which of the following flip-flop do not have race problem? |
| A. | T flip-flop |
| B. | D flip-flop |
| C. | JK flip-flop |
| D. | Master-slave flip-flop |
| Answer» E. | |
| 834. |
In 8421 Binary coded Decimal system the decimal number 237 is represented by |
| A. | 1000110111 |
| B. | 1000111110 |
| C. | 001000110111 |
| D. | 10010010011 |
| Answer» D. 10010010011 | |
| 835. |
A binary ladder network D/A converter requires |
| A. | resistors of one value only |
| B. | resistors of many different values |
| C. | resistors of two different values |
| D. | none of the above |
| Answer» D. none of the above | |
| 836. |
The ASCII code is for information interchange by a binary code for |
| A. | alphabet only |
| B. | number only |
| C. | alpha-numeric and other common symbols |
| D. | none of these |
| Answer» D. none of these | |
| 837. |
The 8085 microprocessor is interrupted while executing MOV instruction at location 0210 H. What is the location at which contents of register E are stored. |
| A. | 054 CH |
| B. | 054 DH |
| C. | 054 EH |
| D. | 054 FH |
| Answer» D. 054 FH | |
| 838. |
A pulse train can be delayed by a finite number of clock periods by using |
| A. | serial in-serial out shift register |
| B. | parallel in serial out shift register |
| C. | serial in-parallel out shift register |
| D. | parallel in parallel out shift register |
| Answer» B. parallel in serial out shift register | |
| 839. |
The 2's complement representation of - 17 is |
| A. | 01110 |
| B. | 01111 |
| C. | 11110 |
| D. | 10001 |
| Answer» C. 11110 | |
| 840. |
A 3 bit up-down counter can count from |
| A. | 000 to 111 |
| B. | 111 to 000 |
| C. | 000 to 111 and also from 111 to 000 |
| D. | none of the above |
| Answer» D. none of the above | |
| 841. |
Using the same flip flops |
| A. | a synchronous flip flop can operate at higher frequency than ripple counter |
| B. | a ripple counter can operate at higher frequency than synchronous counter |
| C. | both ripple and synchronous counter can operate at the same frequency |
| D. | can not determine |
| Answer» B. a ripple counter can operate at higher frequency than synchronous counter | |
| 842. |
In 8085 microprocessor, an active low signal INTA is not needed from up service which of the following interrupt request? |
| A. | TRAP |
| B. | INTR |
| C. | RST 7.5 |
| D. | RST 5.5 |
| Answer» B. INTR | |
| 843. |
If number of bits is N, the % resolution in analog to digital conversion is |
| A. | A |
| B. | B |
| C. | C |
| D. | D |
| Answer» D. D | |
| 844. |
The sum of 1110101₂ and 11011₂ in decimal form will be |
| A. | 65 |
| B. | 75 |
| C. | 85 |
| D. | 95 |
| Answer» D. 95 | |
| 845. |
In the generic microprocessor |
| A. | instruction cycle time period is shorter than machine cycle time period |
| B. | machine cycle time period is shorter than instruction cycle time period |
| C. | instruction cycle time period is exactly half of machine cycle time period |
| D. | instruction cycle time period is exactly equal to machine cycle time period |
| Answer» C. instruction cycle time period is exactly half of machine cycle time period | |
| 846. |
In digital circuits Schottky transistors are preferred over normal transistors because of their |
| A. | lower propagation delay |
| B. | lower power dissipation |
| C. | higher propagation delay |
| D. | higher power dissipation |
| Answer» B. lower power dissipation | |
| 847. |
Which of the following conversion is incorrect? |
| A. | 111110111₂ = 767₈ |
| B. | 11011010₃ = 665₈ |
| C. | 1011.1111₂ = 13.74₈ |
| D. | 10101.11₂ = 26.5₈ |
| Answer» C. 1011.1111₂ = 13.74₈ | |
| 848. |
In a clocked NAND latch, race condition occur when |
| A. | R and S are high CLK is low |
| B. | R and CLK are high and S is low |
| C. | R, S, CLK are high |
| D. | R, S, CLK are low |
| Answer» D. R, S, CLK are low | |
| 849. |
Which of the following ICs has only one NAND gate? |
| A. | 7410 |
| B. | 7420 |
| C. | 7430 |
| D. | 7447 |
| Answer» D. 7447 | |
| 850. |
Which of the following correctly declares a pointer to an array of intergers in C? |
| A. | int * P [20] |
| B. | int * P |
| C. | int (* P) [20] |
| D. | int * (P [20]) |
| Answer» D. int * (P [20]) | |