A pulse train can be delayed by a finite number of clock periods by using

• A. serial in-serial out shift register
• B. parallel in serial out shift register
• C. serial in-parallel out shift register
• D. parallel in parallel out shift register