The serial shift register is driven using

• A. one over-lapping clock
• B. two over-lapping clock
• C. one non over-lapping clock
• D. two non over-lapping clock