In clocked CMOS logic, rise time and fall time are

• A. faster
• B. slower
• C. faster first and then slows down
• D. slower first and then speeds up