7 BIASING BJT SWITCHING CIRCUITSJFET - DC LOAD LINE AND BIAS POINT, V – McqOptions

MCQOPTIONS

1.	7 BIASING BJT SWITCHING CIRCUITSJFET - DC LOAD LINE AND BIAS POINT, VARIOUS BIASING METHODS OF JFET - JFET BIAS CIRCUIT DESIGN
A.	rd < 6kÎ©
B.	rd > 6kÎ©
C.	rd > 4kÎ©
D.	rd < 4kÎ©
Answer» B. rd > 6kÎ©

Discussion

No Comment Found

Related MCQs

Usually batteries are used in the UPS systems.
In a centre tapped full wave rectifier, RL=1KΩ and for diode Rf=10Ω. The primary voltage is 800sinωt with transformer turns ratio=2. The ripple factor will be
In a Darlington pair, the overall β=15000.β1=100. Calculate the collector current for Q2 given base current for Q1 is 20 μA.
In the given circuit, hfe = 50 and hie = 1000Ω, find overall input and output resistance.
The transconductance of a B.J.T.is 5mS (gm) while a 2KΩ (Rl) load resistance is connected to the C.E. stage. Neglecting Early effect, what is the Miller multiplication factor for the input side?
In Miller’s theorem, what is the constant K?
During high frequency applications of a B.J.T., which of the following three stages do not get affected by Miller’s approximation?
What is the output as a function of the input voltage (for positive values) for the given figure. Assume it’s an ideal op-amp with zero forward drop (Di=0)
HVDC transmission has as compared to HVAC transmission.
Which parasitic capacitors don’t affect the frequency response of the C.B. stage of the B.J.T.?