The sum S of A and B in a Half Adder can be implemented by using K NAND gates. The value of K is

• A. 3
• B. 4
• C. 5
• D. none of these