The circuit in the given figure is

• A. positive logic XOR gate
• B. negative logic OR gate
• C. negative logic AND gate
• D. positive logic AND gate