Inputs A and B of the given figure are applied to a NAND gate. The output is LOW

• A. from 0 to 6
• B. from 0 to 2
• C. from 0 to 1 and 2 to 3
• D. from 1 to 2 and 3 to 4