In minimum size nMOS 8:1 inverter, the logic 0 to 1 transition delay is given as

• A. 5Ʈ
• B. 20Ʈ
• C. 40Ʈ
• D. 50Ʈ