If V D is less than expected (normal) for a self-biased JFET circuit, then it could be caused by a(n)

• A. open R G .
• B. open gate lead.
• C. FET internally open at gate.
• D. all of the above