AND gate is used to ensure whether the test patterns have sufficient clock cycles.

• A. true
• B. false