A user doesn t want to use the IF statement for detecting clock edge. – McqOptions

MCQOPTIONS

1.	A user doesn t want to use the IF statement for detecting clock edge. It is possible to do the same by using any other keyword in VHDL.
A.	True
B.	False
Answer» B. False

Discussion

No Comment Found

Related MCQs

A user doesn t want to use the IF statement for detecting clock edge. It is possible to do the same by using any other keyword in VHDL.
A user has designed JK flip flop by using the VHDL code. The output is continuously switching between 0 and 1. This condition is known as _______
The process used for implementation of sequential logic in VHDL is called ______ process.
Which of the following sequential circuit doesn t need a clock signal?
A sequential logic can t be executed by concurrent statements only.