MCQOPTIONS
Saved Bookmarks
This section includes 6 Mcqs, each offering curated multiple-choice questions to sharpen your Vhdl knowledge and support exam preparation. Choose a topic below to get started.
| 1. |
OR,_BEHAVIORAL?$ |
| A. | Not, Dataflow |
| B. | Nor, behavioral |
| C. | Nor, Dataflow |
| Answer» D. | |
| 2. |
Behavioral |
| A. | Data flow |
| B. | Structural |
| C. | Behavioral and Dataflow |
| Answer» B. Structural | |
| 3. |
Which of the following is not needed when modeling a simple gate? |
| A. | Library |
| B. | Entity |
| C. | Architecture |
| D. | Configuration |
| Answer» E. | |
| 4. |
By how many modeling styles, the gates in VHDL can be implemented? |
| A. | 1 |
| B. | 2 |
| C. | 3 |
| D. | 4 |
| Answer» D. 4 | |
| 5. |
Which of the following gate is a universal gate? |
| A. | AND |
| B. | NAND |
| C. | EXOR |
| D. | EXNOR |
| Answer» C. EXOR | |
| 6. |
Which of the following is a basic building block of a digital logic? |
| A. | Wires |
| B. | Nets |
| C. | Gates |
| D. | Flip-flops |
| Answer» D. Flip-flops | |