MCQOPTIONS
Bookmark
Saved Bookmarks
→
Vhdl
→
User Defined Data Types
→
Which of the following can’t be declared in an ar...
1.
Which of the following can’t be declared in an architecture?
A.
Signal
B.
Constant
C.
Variable
D.
BIT_VECTOR
Answer» D. BIT_VECTOR
Show Answer
Discussion
No Comment Found
Post Comment
Related MCQs
Which of the following is the default type of ports of an entity?
A user wants a constant to be declared in such a way that it can be accessible by whole code, where should the user declare this constant?
What is the scope of a constant declared in an entity?
Which of the following can’t be declared in an architecture?
A constant is declared in Architecture, it will be accessible in ________
Which of the following is local to the block in which it is declared?
How to declare a constant in VHDL?
Use of constants is to _________
What is the use of a variable?
Which of the following is the correct use of the signal?
Reply to Comment
×
Name
*
Email
*
Comment
*
Submit Reply
Your experience on this site will be improved by allowing cookies. Read
Cookie Policy
Reject
Allow cookies