When the write enable input is not asserted, the gated D latch ______

1.	When the write enable input is not asserted, the gated D latch _________ its output.
A.	Can not change
B.	Clears
C.	Sets
D.	Complements
Answer» B. Clears

Discussion

No Comment Found

Related MCQs

Read the following statements: A μP generally interfaced to several memory chips and I/O devicesAddress space provided by μP is partitioned into sub sets of addressesAddress map and address partition refer to different terms in address space Which of the above are correct?
Consider the following statements An assembler is a program having assembly language program as input and machine language program as output.A macro assembler is an assembler with additional macro facilities.A cross assembler for a μP X is an assembler which executes on source microcomputer with a different CPU than X bit generates code for X.Assemblers generally do not provide macro facilities. Of the above statement
Consider the statement 20 X = A + B/C + D * Y Which of the following formulae does the above statement represent?
For the expression cos (ωt + 0) the correct Pascal equivalent is
Read the following statements about time and space requirements of microprocessors Space requirement is also known as memory requirement.Space requirement is expressed in terms of bytes.Time requirement is expressed in terms of states.Time requirement is expressed in terms of μ- s. Which of the above statements are correct?
In an 8085 μP system, the RST instruction will cause an interrupt
In 8085 which of the following has highest priority?
Microprocessor 8085 is an enhanced version of ________ with essentially the same instruction set.
Assertion A: 8086 microprocessor is a true 16-bit microprocessor.Reason R: It consists of two main sections, bus interface unit (BIU) and execution unit (EU).Choose the correct answer:
If operating frequency of an 8086 microprocessor is 10 MHz and, if for the given instruction, the machine cycle consists of 4 T-states, what will be the time taken by the machine cycle to complete the execution of that same instruction when three wait state are inserted?

When the write enable input is not asserted, the gated D latch _________ its output.

Discussion

No Comment Found

Related MCQs

Reply to Comment