What is the use of simulation deltas in VHDL code?

• A. To create delays in simulation
• B. To assign values to signals
• C. To order some events
• D. Evaluate assignment statements