Timing performance of design is checked by which of the following simulation mode?

• A. Gate-level
• B. Behavioural
• C. Transistor-level
• D. Switch-level