The number of pixels that can be manipulated in a single register by the CPU using MMX architecture is

• A. 4
• B. 6
• C. 8
• D. 10