

MCQOPTIONS
Saved Bookmarks
This section includes 10 Mcqs, each offering curated multiple-choice questions to sharpen your Microprocessors knowledge and support exam preparation. Choose a topic below to get started.
1. |
THE_CURRENT_CHANNEL_STATUS_OF_PROGRAM_STATUS_WORD_CONTAINS?$ |
A. | source and destination address widths |
B. | bus load limit |
C. | interrupt control and servicing |
D. | all of the mentioned |
Answer» E. | |
2. |
THE_PIN_THAT_IS_USED_TO_INFORM_THE_CPU_THAT_THE_PREVIOUS_OPERATION_IS_COMPLETED_IS?$ |
A. | RQ (active low) |
B. | GT (active low) |
C. | DRQ |
D. | SINTR |
Answer» E. | |
3. |
The pin that is used for data transfer control and operation termination signals i? |
A. | SINTR |
B. | EXT |
C. | DRQ and EXT |
D. | RQ (active low) or GT (active low) |
Answer» D. RQ (active low) or GT (active low) | |
4. |
The registers that are used as source and destination pointers during DMA operations are |
A. | GB, GC |
B. | GC, BC |
C. | GC, GA |
D. | GA, GB |
Answer» E. | |
5. |
Which of the following is not a general purpose register of 8089? |
A. | GA |
B. | BC |
C. | CX |
D. | MC |
Answer» D. MC | |
6. |
In the 8089 architecture, the address of memory table for channel-2 is calculated by |
A. | adding 16 to the contents of CCP |
B. | adding 8 to the contents of CCP |
C. | adding memory table address of channel-1 |
D. | none of the mentioned |
Answer» C. adding memory table address of channel-1 | |
7. |
The IO device that can be interfaced with 8089 is |
A. | 16-bit IO |
B. | 8-bit IO |
C. | 64-bit IO |
D. | 16-bit and 8-bit IO |
Answer» E. | |
8. |
The number of address lines used by the I/O processor in 8089 is |
A. | 20 |
B. | 12 |
C. | 16 |
D. | 8 |
Answer» D. 8 | |
9. |
The 8089 communicates with the host CPU using bus arbiter and controller in |
A. | tightly coupled configuration |
B. | loosely coupled configuration |
C. | tightly and loosely coupled configurations |
D. | none of the mentioned |
Answer» C. tightly and loosely coupled configurations | |
10. |
The 8089 shares the system bus and memory with the host CPU in |
A. | tightly coupled configuration |
B. | loosely coupled configuration |
C. | tightly and loosely coupled configurations |
D. | none of the mentioned |
Answer» B. loosely coupled configuration | |