MCQOPTIONS
Bookmark
Saved Bookmarks
→
Microprocessors
→
Semiconductor Memory Interfacing in Microprocessors
→
The number of clock cycles required for an 8257 to..
1.
The number of clock cycles required for an 8257 to complete a transfer is
A.
2
B.
4
C.
8
D.
none of the mentioned
Answer» C. 8
Show Answer
Discussion
No Comment Found
Post Comment
Related MCQs
THE_REGISTER_OF_8257_THAT_CAN_ONLY_BE_WRITTEN_IN_IS?$
The_operation_that_can_be_performed_on_the_status_register_is$
The priority of the channels varies frequently i?
In 8257, if each device connected to a channel is assigned to a fixed priority then it is said to be in
The number of clock cycles required for an 8257 to complete a transfer is
The continuous transfer may be interrupted by an external device by pulling down the signal
If more than one channel requests service simultaneously, the transfer will occur as
To indicate the I/O device that its request for the DMA transfer has been honored by the CPU, the DMA controller pulls
The bus is available when the DMA controller receives the signal
The 8257 is able to accomplish the operation of
Reply to Comment
×
Name
*
Email
*
Comment
*
Submit Reply