The most basic form of behavioral modeling in VHDL is _______

• A. IF statements
• B. Assignment statements
• C. Loop statements
• D. WAIT statements