The free-running frequency of a 565 FSK decoder is adjusted with _____ – McqOptions

MCQOPTIONS

1.	The free-running frequency of a 565 FSK decoder is adjusted with ________.
A.	external capacitors
B.	an external resistor
C.	an external RC network
D.	an internal clock
Answer» C. an external RC network

Discussion

No Comment Found

Related MCQs

Which of the following require(s) interfacing circuitry?
For transistor transistor logic (TTL) circuits, ________ is a mark and ________ is a space.
For the RS-232C circuit, ________ is a mark and ________ is a space.
In interfacing circuitry, a receiver provides ________ input impedance to minimize loading of the input signal.
An input at a frequency of 1070 Hz will drive the decoder output voltage to ________.
The free-running frequency of a 565 FSK decoder is adjusted with ________.
A phase-locked loop (PLL) is an electronic circuit that consists of ________.
When the loop is in lock in a PLL, the input frequency is ________ the output frequency from the VCO.
In the frequency-shift keyed (FSK) signal decoder, the RC ladder filter is used to ________.
The frequency of the 566 VCO is set by ________.