1.

The following circuit is implementation of: sum of full addercarry of half adder difference of full subtractor

A. 1 only
B. 3 only
C. 2 only
D. 1 and 2 both
Answer» E.


Discussion

No Comment Found