The DMA request input pin that has the highest priority is – McqOptions

MCQOPTIONS

1.	The DMA request input pin that has the highest priority is
A.	DREQ0
B.	DREQ1
C.	DREQ2
D.	DREQ3
Answer» B. DREQ1

Discussion

No Comment Found

Related MCQs

Which of the following command is used to make all the internal registers of 8237 clear?
The transfer of a block of data from one set of memory address to another takes place in
The mode of 8237 in which the device transfers only one byte per request is
In demand transfer mode of 8237, the device stops data transfer when
To complete a DMA transfer, a memory to memory transfer requires
When interface 8237 does not have any valid pending DMA request then it is said to be in
The DMA request input pin that has the highest priority is
The pin that clears the command, request and temporary registers, and internal first/last flipflop when it is set is
The register that keeps track of all the DMA channel pending requests and status of their terminal counts is
The register that holds the data during memory to memory data transfer is