The code given below is a VHDL implementation of _________

• A. 4 to 1 MUX
• B. 1 to 4 DEMUX
• C. 8 to 1 MUX
• D. 1 to 8 DEMUXView Answer