One can t define an array without any constraints in VHDL.

• A. True
• B. False