MCQOPTIONS
Bookmark
Saved Bookmarks
→
Vhdl
→
User Defined Data Types
→
__________ mapping is less error prone...
1.
__________ mapping is less error prone.
A.
Port
B.
Positional
C.
Nominal
D.
Generic
Answer» D. Generic
Show Answer
Discussion
No Comment Found
Post Comment
Related MCQs
It is not necessary that the order of the arguments in PORT MAP is taken as the order in which ports are declared.
Which of the following is the right way to leave a port unconnected?
__________ mapping is less error prone.
In which part of the VHDL code, components must be declared?
Reply to Comment
×
Name
*
Email
*
Comment
*
Submit Reply