It is possible to define a new operator ++ in VHDL. – McqOptions

MCQOPTIONS

1.	It is possible to define a new operator ++ in VHDL.
A.	True
B.	False
Answer» C.

Discussion

No Comment Found

Related MCQs

What is the correct syntax to define a function which overloads any operator, say + operator for bit_vector type?
It is possible to define a new operator ++ in VHDL.
A user wants to perform a different operation on an array type and the function can be overloaded but the parameter is of same base type. How to do the same by using a single function?
Which of the following is true about the overloading of + and - operators?