In synchronous reset, reset is sampled with respect to _______

• A. Enable signal
• B. Data input signal
• C. Clock signal
• D. Output signal