In designing a 2 to 1 demultiplexer with input d, output y and select – McqOptions

MCQOPTIONS

1.	In designing a 2 to 1 demultiplexer with input d, output y and select line s, which of the following is a correct process statement?
A.	PROCESS(d)
B.	PROCESS(d(0), d(1), s)
C.	PROCESS(d(0), d(1))
D.	PROCESS(d, s, y)
Answer» B. PROCESS(d(0), d(1), s)

Discussion

No Comment Found

Related MCQs

A parity generator is a combinational circuit and is designed by using a combinational process.
In the combinational process, the use of output signal in the sensitivity list is illegal.
In designing a 2 to 1 demultiplexer with input d, output y and select line s, which of the following is a correct process statement?
A package is designed called mux4to1_package, in which a component called mux4to1 is defined, which is a 4 to 1 multiplexer. Now a user wants to design a 16 to 1 MUX by using the same component only, how many times he needs to use the PORT MAP statement?
If only two bit vectors are allowed to use in the VHDL code, then how many number of MUX will be required to implement 4 to 1 MUX?
The process statement used in combinational circuits is called ______ process.