In CPLD, there are many input switches arranged in a switch bank, if an AND gate is behaving oddly but could be the reason?

• A. Incorrect interconnections
• B. Concurrent execution of statements
• C. Mismatch of ports name and switches
• D. Wrong libraries included