If Clock Mode (CM) input pin is held low, then the CLK input is divide – McqOptions

MCQOPTIONS

1.	If Clock Mode (CM) input pin is held low, then the CLK input is divided by
A.	1
B.	2
C.	3
D.	4
Answer» C. 3

Discussion

No Comment Found

Related MCQs

The PEACK (active low) when activated, the pin that goes into deactivation is
Which of the following pin is not involved in the interface of 80287 with 80286?
If Clock Mode (CM) input pin is held low, then the CLK input is divided by
For which pin of 80286 is the active low pin, BUSY of 80287, connected?
Which of the input line(s) indicate that the CPU is performing an escape operation, and enables 80287 to execute the next instruction?
If Numeric Processor Read (NPRD) active-low input pin is activated, then it enables a data transfer from
If Numeric Processor Write (NPWR) active-low input pin is activated, then it enables a data transfer from
The precision is decided by the
The bits that affect the result of arithmetic operations like ADD, SUB, MUL, DIV are
If the stack flag is set, and condition code bit C1=0, then the stack is