Assume that only x and y logic inputs are available. What is the minimum number of 2-input NAND gates required to implement x ‚äï y?

• A. 2
• B. 3
• C. 4
• D. 5